Skip to main content

Test Generation in Systolic Architecture for Multiplication over GF(2^m)

H. Rahaman, Jimson Mathew, Dhiraj Pradhan, Test Generation in Systolic Architecture for Multiplication over GF(2^m). IEEE Transactions on VLSI Systems, . November 2009. No electronic version available.

Abstract

Bibtex entry.

Contact details

Publication Admin