Skip to main content

RasP: An Area-efficient, On-chip Network

Simon Hollis, Simon W. Moore, RasP: An Area-efficient, On-chip Network. 24th International Conference on Computer Design (ICCD). October 2006. PDF, 186 Kbytes.

Abstract

We present RasP, our asynchronous on-chip network, which uses high-speed pulse-based signalling techniques. RasP offers numerous advantages over conventional interconnects, such as clock-domain crossing and skew tolerance. Most importantly, it features a very small global-wiring footprint. This compact nature allows a system designer to give priority to link bandwidth or signal-to-noise ratios, rather than being restricted by lane areas. We describe our point-to-point link and develop it into a fullyroutable system, with a repeater, router, arbiter and multiplexer. Simulations give throughput figures of between 1Gbits and 700Mbits in a 0.18 m technology, depending on interconnect length. We also show that it compares favourably in performance and area to Bainbridge et al.s Chain interconnect.

Bibtex entry.

Contact details

Publication Admin